



# UNITED STATES PATENT AND TRADEMARK OFFICE

*[Signature]*  
UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/062,423	02/05/2002	Kazuyoshi Arimura	024016-00026	4088

7590 08/10/2006

ARENT FOX KINTNER PLOTKIN & KAHN, PLLC  
Suite 600  
1050 Connecticut Avenue, N.W.  
Washington, DC 20036-5339

EXAMINER

BHATTACHARYA, SAM

ART UNIT PAPER NUMBER

2617

DATE MAILED: 08/10/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/062,423

Applicant(s)

ARIMURA, KAZUYOSHI

Examiner

Sam Bhattacharya

Art Unit

2617

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 22 November 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-12 and 14-24 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-12 and 14-24 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### *Claim Rejections - 35 USC § 103*

1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

2. Claims 1-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 6,369,622 (Lim et al.) in view of U.S. Patent 6,529,051 (Tokumitsu et al.).

As to claim 1, Figure 1 in Lim shows a frequency multiplier (100) (see Col. 2, lines 34-54) comprising:

a phase shift section (121) for generating at least one phase shift signal for a fundamental signal (see Col. 2, lines 45-49 and Col. 3, lines 38-42);

a waveform combining section (141) for generating a combined waveform by combining the fundamental signal with the phase shift signal (see Col. 3, lines 53-56);  
and

a comparator section (131, 132) for comparing a waveform with a comparison threshold value (see Col. 3, lines 48-61).

However, the Lim reference does not disclose arranging a comparator section after the waveform combining section. The Lim reference teaches or suggests arranging a comparator section after the waveform combining section (“various changes in the details, materials, and arrangements of the parts which have been described and illustrated above in order to explain the nature of this invention may be made by those skilled in the art without departing from the principle and scope of the invention” (Col. 5, lines 57-62). In the Lim reference, the comparators are used to convert the phase-shifted signals into square-wave pulses before combining them to provide an output clock signal

Art Unit: 2617

with twice the input clock frequency (Col. 3, lines 48-56). In the applicant specification, the phase-shifted signals are combined and input into a comparator to generate square-wave pulses that is twice the input clock frequency). One can do the arrangement of a comparator section after the waveform combining section without affecting the result of generating square-wave pulses that is twice the input clock frequency.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the frequency multiplier of Lim to arrange a comparator section after the waveform combining section, as taught by Lim, in order to have various arrangement of the parts without affecting the result of the multiplier.

Lim fails to disclose combining signal waveforms of the same polarity obtained by wave-rectifying the fundamental signal and a phase shift signal.

However, in an analogous art, Tokumitsu discloses a frequency multiplier which combines signal waveforms of the same polarity obtained by wave-rectifying the fundamental signal and a phase shift signal. See col. 1, lines 32-45 and col. 5, lines 26-37. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the frequency multiplier of Lim by including this feature taught in Tokumitsu for the purpose of canceling the fundamental and odd harmonics while enhancing the even harmonics.

As to claim 2, the Lim reference discloses the frequency multiplier according to claim 1, further comprising a level shift section for shifting amplitude levels of at least any one of the fundamental signal and the phase shift signal prior to the generation of the combined waveform (see Col. 3, lines 33-35).

Art Unit: 2617

As to claim 3, the Lim reference discloses the frequency multiplier according to claim 1, wherein the phase shift section comprises a phase inverting section (see Col. 2, lines 45-49 and Col. 3, lines 38-42).

As to claim 4, the Lim reference discloses the frequency multiplier according to claim 3, wherein the phase inverting section comprises a differential pair (see Col. 2, lines 45-49 and Col. 3, lines 38-42).

As to claim 5, the Lim reference discloses the frequency multiplier according to claim 1, wherein the phase shift section comprises at least one of a phase advancing section and a phase delaying section for generating the phase shift signal having a prescribed phase difference with respect to the fundamental signal (see Col. 2, lines 45-54 and Col. 3, lines 38-42).

As to claim 6, the Lim reference discloses the frequency multiplier according to claim 5, wherein the at least one of the phase advancing section and the phase delaying section comprises one of a capacitive load element and an inductive load element (see Col. 2, lines 45-54).

As to claim 7, the Lim reference discloses the frequency multiplier according to claim 1, wherein the comparator section can adjust the comparison threshold value as appropriate (see Col. 3, line 57 to Col. 4, line 5).

As to claim 8, the Lim reference discloses the frequency multiplier according to claim 2, wherein the level shift section can adjust the amplitude levels as appropriate for each of the fundamental signal and the phase shift signal (see Col. 3, lines 33-35).

As to claim 9, the Lim reference discloses the frequency multiplier according to claim 2, wherein the level shift section comprises a switching control section for

Art Unit: 2617

switching, as appropriate, driving ability for each of the fundamental signal and the phase shift signal (see Col. 5, lines 5-22, 41-49, and Figure 3).

As to claim 10, the Lim reference discloses the frequency multiplier according to claim 9, wherein the driving ability is a size of a transistor for outputting the fundamental signal or the phase shift signal (see Col. 5, lines 32-40).

As to claim 11, the Lim reference discloses the frequency multiplier according to claim 9, wherein the driving ability is a current value of a driving current source for outputting the fundamental signal or the phase shift signal (see Col. 5, lines 32-40).

As to claim 12, the Lim reference discloses the frequency multiplier according to claim 9, wherein the driving ability is a size of a load element for determining a voltage level of the fundamental signal or the phase shift signal (see Col. 5, lines 32-40).

3. Claim 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 6,369,622 (Lim et al.) in view of U.S. Patent 6,529,051 (Tokumitsu et al.) and U.S. Patent 6,545,481 (Emberty et al.).

As to claim 14, Lim-Emberty discloses the frequency multiplier according to claim 13, wherein the rectifier section comprises a full-wave rectifier section (Emberty: see Col. 3, lines 62-65 and Figure 3).

4. Claims 15 and 18-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 6,369,622 (Lim et al.) in view of U.S. Patent 6,529,051 (Tokumitsu et al.) and Otaka (U.S. Patent 6,100,731) and further in view of Emberty et al. (U.S. Patent 6,545,481).

As to claim 15, the combination of Lim and Tokumitsu discloses the frequency multiplier according to claim 1, comprising a first level shift section for biasing an input terminal by proper DC voltages (see Col. 4, lines 3-7 and Figure 2). However, it does not disclose an input differential pair for receiving the fundamental signal at at least one of differential input terminals thereof, and for outputting differential output signals; a first level shift section for biasing the differential input terminals by proper DC voltages, respectively; a full-wave rectifier section for full-wave-rectifying the differential output signals; and a first comparator section for comparing a full-wave-rectified signal that is output from the full-wave rectifier section with a reference voltage as the comparison threshold value.

The Otaka reference teaches an input differential pair for receiving the fundamental signal at at least one of differential input terminals thereof, and for outputting differential output signals, and a first level shift section for biasing the differential input terminals by proper DC voltages, respectively (see Col. 5, line 64 to Col. 6, line 43 and Figures 7-8).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the frequency multiplier of Lim and Tokumitsu to further comprise an input differential pair for receiving the fundamental signal at at least one of differential input terminals thereof, and for outputting differential output signals, and a first level shift section for biasing the differential input terminals by proper DC voltages, respectively, as taught by Otaka, in order to support and be able to level shift differential input signals.

However, Lim-Tokumitsu-Otaka does not disclose a full-wave rectifier section for full-wave-rectifying the differential output signals, and a first comparator section for comparing a full-wave-rectified signal that is output from the full-wave rectifier section with a reference voltage as the comparison threshold value. The Emberty reference teaches a full-wave rectifier section for full-wave-rectifying the differential output signals (see Col. 3, lines 62-65 and Figure 3), and a first comparator section for comparing a full-wave-rectified signal that is output from the full-wave rectifier section with a reference voltage as the comparison threshold value (see Col. 4, lines 10-11 and Figure 3).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the frequency multiplier of Lim-Tokumitsu-Otaka to further comprise a full-wave rectifier section for full-wave-rectifying the differential output signals, and a first comparator section for comparing a full-wave-rectified signal that is output from the full-wave rectifier section with a reference voltage as the comparison threshold value, as taught by Emberty, in order to provide a threshold detection.

As to claim 18, Lim-Tokumitsu -Otaka-Emberty discloses the frequency multiplier according to claim 15, further comprising: two or more input differential pairs for receiving the fundamental signal and the at least one phase shift signal having the prescribed phase difference with respect to the fundamental signal (Otaka: see Col. 5, line 64 to Col. 6, line 23 and Figure 7); and one of a phase advancing section and a phase delaying section for generating each phase shift signal individually (Otaka: see Col. 3, lines 41-50).



As to claim 19, Lim-Tokumitsu -Otaka-Emberty discloses the frequency multiplier according to claim 15, wherein the first level shift section further comprises a switching control section for switching, as appropriate, sizes of transistors of a transistor pair of the input differential pair or resistance values of load resistors of the input differential pair (Otaka: see Col. 5, line 64 to Col. 6, line 43 and Figures 7-8).

As to claim 20, Lim-Tokumitsu -Otaka-Emberty discloses the frequency multiplier according to claim 15, wherein load resistors that are connected to the input differential pair are active loads including MOS transistors (Otaka: see Col. 6, lines 1-14 and Col. 7, lines 13-15), and the first level shift section further comprises a switching control section for switching and controlling bias voltages for gate terminals of the respective MOS transistors (Otaka: see Col. 6, lines 24-27 and Figures 7-8).

As to claim 21, Lim-Tokumitsu-Otaka-Emberty discloses the frequency multiplier according to claim 15, wherein load resistors that are connected to the input differential pair are active loads including bipolar transistors (Otaka: see Col. 6, lines 1-14 and Col. 7, lines 13-15), and the first level shift section comprises a switching control section for switching and controlling base currents flowing through base terminals of the respective bipolar transistors (Otaka: see Col. 6, lines 24-27 and Figures 7-8).

As to claim 22, Lim-Tokumitsu-Otaka-Emberty discloses the frequency multiplier according to claim 18, wherein the first level shift section comprises a switching control section for switching and controlling current values of bias current sources for driving the input differential pairs (Otaka: see Col. 5, line 64 to Col. 6, line 43 and Figures 7-8).

Art Unit: 2617

5. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 6,369,622 (Lim et al.) in view of U.S. Patent 6,529,051 (Tokumitsu et al.) and Takahashi (U.S. Patent 6,072,374).

As to claim 23, the combination of Lim and Tokumitsu discloses the frequency multiplier according to claim 1. However, it does not disclose an FM modulator, wherein the fundamental signal is obtained by frequency-modulating an original signal with the FM modulator when the original signal is a frequency signal. The Takahashi reference teaches an FM modulator, wherein the fundamental signal is obtained by frequency-modulating an original signal with the FM modulator when the original signal is a frequency signal (see Col. 2, lines 48-61 and Figures 1-3).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the frequency multiplier of Lim and Tokumitsu to further comprise an FM modulator, wherein the fundamental signal is obtained by frequency-modulating an original signal with the FM modulator when the original signal is a frequency signal, as taught by Takahashi, in order to generate a FM modulated signal.

6. Claim 24 is rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 6,369,622 (Lim et al.) in view of U.S. Patent 6,529,051 (Tokumitsu et al.) and Dougherty (U.S. Patent 4,658,323).

As to claim 24, the combination of Lim and Tokumitsu discloses the frequency multiplier according to claim 1. However, it does not disclose a V/F converter, wherein the fundamental signal is a frequency signal obtained by converting an original signal with the V/F converter when the original signal is a voltage signal. The Dougherty

Art Unit: 2617

reference teaches a V/F converter, wherein the fundamental signal is a frequency signal obtained by converting an original signal with the V/F converter when the original signal is a voltage signal (see Col. 2, lines 32-38, Col. 5, lines 48-52, Figures 1 and 7).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the frequency multiplier of Lim and Tokumitsu to further comprise a V/F converter, wherein the fundamental signal is a frequency signal obtained by converting an original signal with the V/F converter when the original signal is a voltage signal, as taught by Dougherty, in order to convert a voltage analog signal into a frequency.

#### ***Allowable Subject Matter***

7. Claims 16-17 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

8. The following is a statement of reasons for the indication of allowable subject matter: claims 16 and 17 are objected to for the reasons stated in the previous Office action.

#### ***Response to Arguments***

9. Applicant's arguments with respect to the claims have been considered but are moot in view of the new ground(s) of rejection.

*Conclusion*

10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sam Bhattacharya whose telephone number is (571) 272-7917. The examiner can normally be reached on Weekdays, 9-6, with first Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, George Eng can be reached on (571) 272-7495. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2617

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

sb



GEORGE ENG  
SUPERVISORY PATENT EXAMINER